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Graphene holds a great promise for diverse fu-
ture applications, in particular related to its eas-
ily tunable doping and Fermi level by electrostatic
gating. However, as of today, most implementa-
tions rely on the continuous application of large
voltages to maintain the desired doping. We show
here how graphene can be implemented with con-
ventional semiconductor flash memory technol-
ogy in order to make programmable doping possi-
ble, simply by the application of short gate pulses.
We also demonstrate how this approach can be
used for a memory device. Finally, we show that
the memory performance can be significantly en-
hanced by UV illumination. Our approach may
pave the way for integrating graphene in CMOS
technology memory applications, and our device
design could also be suitable for large scale neu-
romorphic computing structures.
Graphene, a one atom thick layer of carbon, is
promising a future revolution in electronics due to
its extraordinary properties. Several graphene based
devices have already been realised, such as field ef-
fect transistors1, photodetectors2–4, photovoltaics5,
memory devices6–8, etc.
While significant attention in recent years has been
paid towards making ’next-generation’ devices con-
sisting of purely 2D materials in the race for supe-
rior performance3,6–8, it is still critical to find imple-
mentations of graphene based on traditional Comple-
mentary Metal-Oxide-Semiconductor (CMOS) tech-
nology. CMOS is by far the most mature and
widespread fabrication technique currently available,
and it stands to reason that if graphene is to make the
quantum leap from the laboratory to consumer grade
devices, it may first have to be through CMOS re-
lated fabrication processes and devices.
Motivated by this reasoning, we present here a
method for integrating graphene with conventional
flash memory technology to enable programmable
doping of graphene by electrical gate pulses in a
memomory transitor (memtransitor) configuration.
Furthermore, we show how the efficiency of the
charge trapping process responsible for the doping
can be increased by the application of ultraviolet
(UV) light. Graphene based flash memory devices
were proposed based on photon doping by purely
two 2D material stacks9,10, trapping and detrapping
of charge carries between graphene and oxide inter-
faces11, and more recently by the trapping of charges
in low-high band gap dielectric interfaces12. How-
ever, due to lack of control over surface trap states,
the control over these devices is challenging for the
case of large number of flash memory cell device
integration13. Finally, multi-terminal memtransitors
are becoming an important building block in neuro-
morphic computing architectures14,15. Here we re-
port controlled photo doping of graphene by inte-
grating it with well-established CMOS compatible
MONOS (Metal-Oxide-Nitride-Oxide-Silicon) non-
volatile flash memory technology.
Our device design is as follows: A graphene sheet
grown using chemical vapour deposition (CVD) is
wet transferred on top of a layered heterostructure
of silicon oxide, silicon nitride, and silicon oxide
(ONO), with a bottom substrate of p-type silicon.
The top oxide layer has a thickness of 6 nm, the
middle nitride layer is 4 nm, and the bottom oxide
layer is 6 nm. Three electrical terminals are attached
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Figure 1: a) Schematic of the investigated graphene memory device. b) STEM dark field image and x-ray
elemental composition image showing the ONO stack and its elemental composition. The graphene layer
is faintly visible on the top oxide layer. The platinum layer on top of the stack is needed during the FIB
process to cut out the sample for STEM imaging, and is not related to the real device geometry. Both scale
bars are 5 nm. c) Sequential IDS vs VG sweeps. Sweeping from -10 V to 15 V (up) and then from 15 V
to -10 V (down). A clear hysteresis in IDS is seen from the direction of the VG sweep, and after the first
up/down cycle the device gives reproducible results. Insert shows the electrical configuration used during
measurements.
to allow for electrostatic gating perpendicular to the
graphene layer, as well as to measure a current in
parallel through the graphene sheet. Our design thus
follows a standard backgated graphene transistor1,
with the exception of the additional nitride layer in
between the two oxide layers. The nitride layer is
used for charge trapping. A schematic of the device
can be seen in Fig. 1.a.
The base substrate for our fabrication is 2” p-type Si
wafers (0.02 - 0.04Ωcm resistivity). To allow for nu-
merous memory cells to be created, we used the local
oxidation of silicon (LOCOS) method to planarise
the surface. This process results in a thick (∼270
nm) and planar oxide layer formed between the two
neighbouring devices. This reduces cross talk be-
tween the close memory cell and allows the integra-
tion of a large number of memory cells. The first
step is to define the individual device areas, where
the ONO stack will be confined within. This is done
by a standard lithography process using n-LOF 2020
resist and a laser writer system.
Next, the ONO stack is fabricated. The bottom sil-
icon oxide layer is grown by thermal dry oxidation
in a 920 ◦C furnace. Then silicon nitride is grown
using PECVD at 300 ◦C for 1 min. The sample is
then cleaned in piranha (H2SO4:H2O2 ; 3:1), and the
nitride layer is wet oxidised at 1000 ◦C to form the
top oxide layer. The fabricated layers can be seen in
Fig. 1.b showing both a dark field scanning transmis-
sion electron microscope (STEM) image, as well as
an x-ray elemental composition analysis. Both im-
ages are recorded from a thin slice of the sample cut
by a focused ion beam (FIB) milling system.
An aluminium backgate electrode is then sputtered
on the back side of the wafer, and alloyed to the sili-
con to form an Ohmic contact by heating the device
to 460 ◦C in N2 atmosphere.
Finally the graphene layer which has been grown
by CVD on copper foil (HQ Graphene) is wet
transferred to the sample using a standard copper
etch/PMMA wet transfer process16. The graphene
is then etched into 100×120µm strips using pho-
tolithography and an O2 plasma, and gold contacts
are defined by another lithography step to form the
2
source and drain.
Following the fabrication, the devices were mea-
sured electrically using a micro-mechanical probe
system. Tungsten probes were mechanically pressed
against the gold electrodes on the top of the de-
vice using XYZ 500MIM 3D stages (Quater Re-
search & Development), and the backgate electrode
was shorted to the sample stage and electrically con-
nected. The gate bias was applied using a Keysight
B2901A source meter, while the IDS current was
monitored using a Keithley 2400 source meter, ap-
plying a constant bias of 0.1 V between the source
and drain. All the measurements were performed
in air at room temperature. The two source meters
were controlled simultaneously by a custom MAT-
LAB script using the Instrument Control Toolbox.
By applying a positive or negative voltage across
the source and gate terminals, VG, we can modify
the conductivity of the graphene sheet by shifting its
Fermi level1,17. This will change the current mea-
sured across the source and drain terminals, IDS.
Fig. 1.c shows the effect on IDS for sweeping VG up
from -10 V to 15 V, and then down from 15 V to -
10 V. IDS is measured by applying a constant volt-
age of 0.1 V across the source and drain terminals.
We see a clear hysteresis in the device, with the con-
ductivity of the graphene being higher for the down-
ward sweep than for the upward sweep. We also see
from Fig. 1.c that after the first up/down sweep, the
device stabilises into reproducible results. This is
most likely because of releasing of trapped charge
states/defects in the ONO layer’s ’initial state’, and
is commonly seen for such devices18.
The hysteresis seen in the IDS vs VG characteris-
tics serves as evidence of charge trapping into va-
cant states in the nitride layer in the ONO stack19.
We confirm this by fabricating a control device with
25 nm silicon oxide separating the graphene and the
silicon, in which we see a much smaller hysteresis.
This small hysteresis is attributed to the vacancy be-
tween the graphene-oxide interface. Some charge
trapping will always occur in oxide layers, but the
presence of the silicon nitride in our main device en-
hances this charge trapping effect significantly19.
By applying a transverse bias across the graphene
and ONO layer, charges can tunnel into vacant states
in the nitride layer19. Here these charges will ac-
cumulate and exert a continuous electric field on
the graphene layer, resulting in a change in the
graphene’s Fermi level/doping, thus changing its
conductivity. A similar technique was recently ex-
ploited for post-fabrication tuning of silicon photonic
ring resonators20. When a positive bias is applied on
the gate, holes will tunnel from the p-type silicon to
the nitride layer, and electrons from the nitride layer
will detrap into the silicon. The result is n-doping of
the graphene, seen in the top half of the schematic in
Fig. 2.a. Likewise, when a negative bias is applied,
holes in the nitride can detrap to the silicon and elec-
trons from the silicon can go to the nitride, resulting
in p-doping of the graphene, as shown in the bottom
of Fig. 2.a.
To investigate how this charge trapping can fur-
ther be exploited for memory applications (as well as
memory based graphene doping), we analyse our de-
vices by applying pulsed gates of different time du-
ration. We also perform a second experiment where
we apply a continuous UV illumination during the
application of the gate pulses. UV light is expected
to enhance the efficiency of the tunnelling process,
as energy is delivered to the carriers by the absorp-
tion of the high energy photons associated with UV
radiation (see Fig. 2.b). We use a 366 nm wavelength
UV flashlight with a 3 W diode for illumination. The
light is not focused on the sample, the sample is sim-
ply illuminated by the flashlight, which is not pulsed.
The results of both measurements can be seen in
Fig. 3.
We can now define the higher conductive state after
the negative gate pulse as the ’on’ state, while the
lower conductive state after the positive gate pulse is
defined as the ’off’ state. We can define the On/Off
ratio of the device as a figure of merit:
On/Off =
Ion
Ioff
, (1)
With Ion and Ioff being the high and low current lev-
els read just before the next gate pulse. From the
current measurements in Fig. 3 we can clearly see
that the On/Off ratio is improved by the application
of UV light. We compare the device’s On/Off ratio
3
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Figure 2: a) Schematic of the tunnelling and charge trapping process. For positive gate voltages, electrons
are detrapped from the nitride, and holes are trapped from the silicon. Likewise, holes are detrapped and
electrons added from the silicon under negative gate voltages. b) Schematic of the tunnelling process, and
how UV light can enhance it. A carrier with too little energy to tunnel will be reflected by the interface, but
if it absorbs a UV photon its energy is increased, allowing the carrier to tunnel with higher probability.
for several pulse widths and with/without UV illumi-
nation. We also compare it to our control device with
25 nm of silicon oxide instead of the ONO stack. The
results can be seen in Fig. 4. We see a clear effect
of UV illumination for the ONO device, with essen-
tially all On/Off ratios being systematically higher
than for the measurements without UV. Meanwhile,
the control device shows only minimal influence of
the UV illumination. Mostly, trapping and detrap-
ping of charge carriers in the graphene-oxide inter-
face and no clear systematic trend for the increase in
pulse widths.
We see generally that applying a negative gate bias
results in a much stronger and faster change in the
graphene’s conductivity. Breakdown of the tunnel
oxide is also much more likely to occur for larger
negative biases. It is for this reason that we apply
asymmetric (in terms of magnitude) pulses of -10 V
and 15 V, as even applying -15 V bias can lead to the
risk of a dielectric breakdown, while breakdown for
the positive bias is usually observed only above 24 V.
The explanation for this is likely related to the
asymmetry in density of states for holes between the
p-type silicon and the silicon nitride. During positive
VG, holes tunnel from the silicon to the nitride layer.
However, in order for the holes to tunnel, an avail-
able state must be present in the nitride21. As the
silicon substrate is p-type, it has a very large variety
of possible hole states, so when applying a negative
bias, the holes present in the nitride have a very high
probability to tunnel out/detrap to the silicon21. Fi-
nally, this is also the explanation of why the ONO
sample shows much higher effect than the 25 nm ox-
ide control sample, as the nitride layer has a signif-
icantly higher density of defects and trapped charge
states to accept carriers than just in the thermal ox-
ide19.
We have here only studied the electronic read-out of
the memory state, but as the doping level of graphene
has critical influence on its optical properties17, a
similar device with patterned graphene would allow
for optical readout by the shift of a graphene plas-
mon resonance17, or alternatively the graphene layer
could be integrated with a waveguide to modify the
transmission coefficient of the waveguide22.
The On/Off ratios reported here could likely be in-
creased dramatically by using graphene of higher pu-
rity and with less defects. From Fig. 1.c it is clear
that our graphene is heavily p-doped, and we could
not completely reach charge neutrality even at the
15 V applied gate. Less intrinsically doped graphene
would be more susceptible to electrostatic doping,
and the conductivity change from the on and off
states would be even more pronounced.
Finally, we see a slight discharging of the device
in the time between gate pulses for the UV measure-
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Figure 3: IDS as a function of pulsed VG, here us-
ing 15 s long pulses. Examples are shown here for a
device measured with and without UV illumination.
The ’off’ state is defined as the low conductive state,
and the ’on’ state as the high conductive state.
ments in the ’on’ state (bottom of Fig. 4). This is
attributed to the UV light providing carriers trapped
in the nitride sufficient energy to escape. This can
be resolved by applying pulsed UV lighting which is
synchronised with the electrically pulsed gate volt-
age. In such a case, the curves would likely be more
flat as in the non-UV case.
We have demonstrated here how graphene can be
integrated with conventional flash memory technol-
ogy relying on charge trapping in an ONO stack. We
have also shown how this integration results in a pro-
grammable doping of the graphene. i.e., by applying
a gate pulse the graphene’s conductivity can be set to
either a higher or a lower conductive state. Further-
Figure 4: On/Off ratio for different pulse widths, us-
ing 15 V positive pulses and -10 V negative pulses.
Error bars show the standard deviation of 8 measure-
ments, and the points mark the mean value of the
same 8 measurements.
more, we have shown how this process can be signif-
icantly enhanced by the application of additional UV
illumination.
While the demonstrated device has immediate ap-
plications as an electronic memory device, it could
also be exploited in combination with many other
emerging graphene based technologies, such as tun-
able graphene plasmonics17, graphene based light
modulators22, molecular sensors17,23, and the device
architecture presented here, due to its ease of scala-
bility, should also be highly suitable for neuromor-
phic computing structures14,15.
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